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ABSTRACT
This paper presents a software-dened radio testbed for the phys-
ical layer of wireless LAN standards. All baseband physical
layer functions have been successfully mapped on a Pentium 4
processor that performs these functions in real-time. This has
been tested in combination with a CMOS integrated wideband
analog front-end containing a low noise amplier, downconver-
sion mixers and lters.
The testbed consists of both a transmitter and a receiver. The
transmitter contains a transmitter PC with a DAC board, an Ag-
ilent E4438C generator for upconversion and an antenna. The
receiver consists of an antenna, a wideband SDR analog front-
end and a receiver PC with an ADC board.
On this testbed we have implemented two different types of stan-
dards, a continuous-phase-modulation based standard, Bluetooth
and an OFDM based standard, HiperLAN/2. However, our testbed
can easily be extended to other standards, because the only lim-
itations in our testbed are the maximal channel bandwidth of 20
MHz, the dynamic range of the wideband SDR analog front-end
and of course the processing capabilities of the used PC.
1. INTRODUCTION
New wireless communications standards do not replace
old ones, instead the number of standards keeps on in-
creasing and by now an abundance of standards already
exists. Moreover there is no reason to assume that this
trend will ever stop. Therefore the software-radio concept
is emerging as a potential pragmatic solution: a software
implementation of the user terminal able to dynamically
adapt to the radio environment in which the terminal is
located [1].
Because of the analog nature of the air interface, a soft-
ware radio will always have an analog front end. In an
ideal software radio, the analog-to-digital converter (ADC)
and the digital-to-analog converter (DAC) are positioned
directly after the antenna. Such an implementation is not
feasible due to the power that such device would con-
sume and other physical limitations [2]. It is therefore
Gaussian
filter
MAC burst 
generation
raw
bits
t[k]VCOBPSK
modulator
(a) Bluetooth transmitter
synchronization
freq. offset
correction
decisionmixing
raw
bits
low pass
filter
channel selection
r[k] FM to AM
converter
(b) Bluetooth receiver
Figure 1: Functional architecture of the Bluetooth trans-
mitter and receiver
a challenge to design a system that preserves most prop-
erties of the ideal software radio while being realizable
with current-day technology. Such a system is called a
software-dened radio (SDR).
2. SDR PROJECT
In our SDR project we research whether the lowest layer,
the physical layer of wireless standards can be implemented
in software running on a General Purpose Processor (GPP)
and estimate the costs of such an implementation with re-
spect to power consumption and computational power re-
quirements. So, we interpret SDR as an implementation
technology, invisible for consumers.
In our SDR project we decided not to focus on an all-
standard radio but to start with a software-dened radio
for wireless LAN standards rst. The research is carried
out by two chairs of the University of Twente: the IC-
Design group which focusses on the RF part and the Sig-
nals and Systems group focussing on the baseband part.
At the project’s start we dened also the scope of project:
the physical layer excluding error correction encoding /
decoding. Our design goal is a notebook with a wideband
RF frontend and a software implementation of the physi-
cal layer.
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Wireless LAN standards use phase modulation or OFDM
in the 2.4 GHz or 5 GHz frequency band, so we decided in
our project to combine an instance of a continuous-phase
modulation standard (Bluetooth [3]) with an OFDM stan-
dard (HiperLAN/2 [4]).
The rest of the paper is organized as follows: First the
functional architecture of the physical layer of both stan-
dards is discussed, which is followed by a description of
the testbed. This paper concludes by presenting real-world
measurements done with the testbed.
3. TESTBED
3.1. Functional architecture
Figure 1 depicts the functional architecture of the Blue-
tooth transmitter and receiver. The rst step in the trans-
mitter is to embed the raw bits into MAC bursts which are
then BPSK modulated at 1 Mbit/s. The BPSK symbols are
ltered by a Gaussian low pass lter and the ltered out-
put is connected to an VCO that translates the amplitude
variation into frequency variations. At the receiver side,
the rst step is to select the wanted Bluetooth channel and
suppressing all others which is performed both digitally
and by the analog front-end. This is achieved by mixing
the wanted channel to zero IF and applying a low-pass l-
ter. The next step is to demodulate the FM signal into an
AM signal by taking the derivative of the phase. Because
a frequency offset introduces an offset in the AM signal,
it has to be corrected before the bit decision.
Figure 2 depicts the HiperLAN/2 physical layer architec-
ture which is very different from the Bluetooth architec-
ture one. The HiperLAN/2 transmitter starts with map-
ping raw bits on QAM symbols (either BPSK, QPSK, 16-
QAM or 64-QAM symbols). In the next step, the QAM
symbols are mapped on data carriers and an OFDM sym-
bol is constructed by adding pilot carriers, applying an
inverse FFT and adding an prex, which results in a 20
MSPS signal. MAC bursts are then created by adding spe-
cial symbols, preambles, to the start of the MAC burst.
The HiperLAN/2 receiver starts by searching for the start
of a MAC burst. If found, it estimates the frequency offset
and channel parameters. After these steps the data OFDM
symbols can be demodulated by rst correcting the fre-
quency offset, performing an FFT, correcting the channel
and detecting and correcting the phase offset by using the
pilot tones. The output are QAM symbols which have to
be de-mapped into raw bits.
Although the functional architecture of both standards is
very different, we have successfully integrated the func-
tional architecture of the Bluetooth receiver into the Hiper-
LAN/2 receiver [5] by using a (simplied) maximum a
posteriori probability (MAP) receiver which is a more ad-
vanced Bluetooth demodulation algorithm [6]. In this testbed,
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Figure 3: Functional architecture of the Bluetooth-
enabled HiperLAN/2 receiver
however, we did not implement this receiver (yet) but used
instead a conventional receiver such as depicted in Fig-
ure 1.
3.2. Testbed setup
Figure 4 shows the component architecture of our SDR
testbed. The testbed consists of eight components; a trans-
mitter PC, a DAC PC board, an Agilent E4438C genera-
tor, two antennas, a wideband SDR analog front-end, a
receiver PC and an ADC PC board.
The transmitter PC continuously generates HiperLAN/2
or Bluetooth MAC bursts which are sent in real-time1 to
the DAC board at 20 MSPS by using an Adlink cPCI-7300
digital I/O PCI card. This DAC board converts the digi-
tal signal into a complex analog baseband signal which is
upconverted to radio frequencies by the Agilent E4438C
generator. This RF signal is transmitted through the air
and received by the receiver antenna. The antenna out-
put is connected to the wideband SDR analog front-end
that converts the RF signal into a baseband signal. The
ADC board samples this analog signal with 80 MSPS and
the onboard Intersil ISL5416 programmable down con-
verter (SRC) decimates the digital signal into a complex
20 MSPS signal in HiperLAN/2 mode and into a 5 MSPS
1We use a non-real time operating system, e.g. linux and therefore the
transmitter and receiver programs use large buffers of 100 ms to avoid
the inuence of the operating system. Additional research is needed to
nd the maximal allowable latency of the system.
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Figure 4: Component architecture of the SDR testbed
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Figure 5: Analog front-end
signal (including mixing of the wanted channel to base-
band) for Bluetooth. This signal is transported to the re-
ceiver PC by using another Adlink cPCI-7300 digital I/O
PCI card. The receiver PC performs all demodulation
functions and demodulates the MAC bursts real-time.
The wideband SDR analog front-end and the digital parts
are discussed in more detail below.
4. WIDEBAND SDR ANALOG FRONT-END
This section discusses the analog part of the SDR front-
end. A block schematic can be seen in Figure 5.
As discussed in [7], the front-end uses separate antennas
and RF lters for the various bands. The rest of the re-
ceiver however, which should have a large bandwidth, is
integrated. This way, the integrated circuit can still be
used for a large number of applications, and only a new
PCB with lters and possibly the antenna has to be de-
signed when a receiver for a new frequency band is re-
quired.
The rest of the discussion in this section will focus on the
part in Figure 5 inside the dashed rectangle. For this part,
an integrated circuit has been designed using a standard
0.18µm CMOS process.
The circuit starts with a wideband low noise amplier (LNA).
This LNA employs noise cancelling [8], which is useful
for obtaining a low noise gure over a wide bandwidth.
The LNA is followed by two mixers. Two local oscil-
lator (LO) signals with a phase difference of 90 degrees
are present. These implement quadrature downconver-
sion, enabling both zero-IF and low-IF architectures.
The two mixers are both followed by a baseband amplier
combined with a low-pass lter with a cut-off frequency of
around 10 MHz. This is more than enough for Bluetooth
and sufcient for HiperLAN/2 signals.
The circuit’s correct functioning has been veried, both
stand-alone and in combination with the digital front-end.
More details on the analog front-end can be found in [9].
5. DIGITAL FRONT-END
The source code of the Bluetooth and HiperLAN/2 trans-
mitter and receiver is written in C and compiled with the
Intel compiler 7.1 under Linux, using oating-point pre-
cision. As a DAC requires xed-point numbers, the trans-
mitter has to convert the oating-point numbers into xed
point. The receiver, on the other hand, receives xed-point
numbers from the ADCs, so it has to do the inverse pro-
cess.
6. MEASUREMENTS IN THE TESTBED
6.1. User scenarios
For both standards, Bluetooth and HiperLAN/2, we de-
rived a user scenario to estimate and measure the compu-
tational requirements, assuming continuous transmission.
This scenario can be compared with a realistic scenario
that includes the inuences of the higher OSI layers on
the physical layer.
6.1.1. Bluetooth user scenario
The Bluetooth symbol duration is 1 µs and data is trans-
mitted in time slots with a duration of 625 µs [3]. For
estimating computational requirements, we assume max-
imal transfer rate. In this mode, Bluetooth uses a packet
which spans 5 time slots and 1 time slot is used for uplink
communication.
6.1.2. HiperLAN/2 user scenario
A HiperLAN/2 MAC frame consists of 5 parts and has a
maximal duration of 2 ms [4]. We assume that all parts
have equal duration and that we have to demodulate 2
parts (one common and one user part).
6.2. Computational power requirements
We used the user scenarios of both standards for the im-
plementation of the transmitter and receiver. This section
presents the required computational power for each func-
tion that is mapped on the Pentium 4 processor and the
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function M operations/s M cycles/s
[analyzed] [measured]
Bluetooth
TX function 2181 714
RX function 100 437
HiperLAN/2
TX function 348 500
RX function 509 1225
Table 1: Computational load of the Bluetooth and Hiper-
LAN/2 transceiver functions
number of cycles needed by the CPU for computing the
function.
6.2.1. Time measurement method
Time measurements were performed on a Pentium 4 at 2.8
GHz by counting the number of cycles for each function.
We used average values in the time measurements as a
Pentium 4 is a very complex design.
6.2.2. Results
Table 1 shows the results for both transceivers. (More in-
formation can be found in [5].) The HiperLAN/2 receiver
function is most demanding and has a load of ≈ 44% on
a Pentium 4 at 2.8 GHz whereas the Bluetooth receiver
requires only ≈ 16% on the same processor.
In the Bluetooth transmitter, the GFSK modulation func-
tion uses a 60-tap Gaussian lter which requires 1000 ad-
ditions plus multiplications per second. In our implemen-
tation we replaced this lter by lookup tables as the out-
put value of the lter depends on the last 4 BPSK sym-
bols. This optimization reduces the amount of computa-
tions signicantly.
6.2.3. Experiments
RF experiments have been performed with the setup of
Figure 4 (without antennas) and a picture of the testbed
is shown in Figure 6. In both Bluetooth and HiperLAN/2
mode, successful transmission and reception of continu-
ously transmitted MAC bursts is achieved. In addition,
some initial tests have been performed successfully with
antennas in Bluetooth mode. More experiments will be
conducted in the near future but we focus on verifying the
built hardware rst.
7. CONCLUSIONS
This paper describes a software-dened radio testbed for
wireless LAN standards. The physical layer of both stan-
dards, Bluetooth and HiperLAN/2, has been implemented
in software running real-time on a normal PC and exper-
iments have veried the system. Our testbed can easily
Figure 6: Experiment setup (both computers are not
shown)
be extended to other standards, because the only limita-
tions in our testbed are the maximal channel bandwidth of
20 MHz, the dynamic range of the wideband SDR analog
front-end and the processing capabilities of the used PC.
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